



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/711,066	08/20/2004	Chih-Chiang Wen	MTKP0164USA	5065
27765	7590	03/31/2008		
NORTH AMERICA INTELLECTUAL PROPERTY CORPORATION P.O. BOX 506 MERRIFIELD, VA 22116			EXAMINER PICH, PONNOREAY	
			ART UNIT 2135	PAPER NUMBER
			NOTIFICATION DATE 03/31/2008	DELIVERY MODE ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

winstonhsu.uspto@gmail.com
Patent.admin.uspto.Rcv@naipo.com
mis.ap.uspto@naipo.com.tw

Office Action Summary	Application No. 10/711,066	Applicant(s) WEN ET AL.	
	Examiner PONNOREAY PICH	Art Unit 2135	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 22 December 2006.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-17 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-17 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 20 August 2004 is/are: a) ☐ accepted or b) ☒ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date <u>8/04 and 12/06</u> . | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Claims 1-17 are pending.

Priority

Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)-(d), which papers have been placed of record in the file.

Information Disclosure Statement

The documents listed in the IDS's submitted on 8/20/04 and 12/22/06 were considered.

Drawings

Figure 1 should be designated by a legend such as --Prior Art-- because only that which is old is illustrated. See MPEP § 608.02(g). Corrected drawings in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance. Paragraph 5 of the specification admits that everything shown in Figure 1 is prior art.

The drawings are objected to because Figure 3, step 106 and Figure 5, step 130 contain misspellings. Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any

amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

The examiner submits that a person of ordinary skill in the art at the time applicant's invention was made is someone having at least a BS in Electrical/Computer Engineering (or someone with equivalent industry experience).

Claims 1-2, 5-7, 12, and 14-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over applicant's admitted prior art (herein referred to as AAPA) in view of Ishikawa (EP 0440243A2).

Claim 1:

AAPA discloses that the following was well known in the prior art:

1. Decrypting encrypted instruction to generate a decrypted instruction (paragraphs 4-5).
2. Utilizing the microprocessor to operate according to the decrypted instruction (paragraphs 4-5).

AAPA does not disclose the following limitations were known in the prior art:

1. Utilizing an instruction access controller (IAC) to access the encrypted instruction.
2. Utilizing a microprocessor to drive the instruction access controller to access the encrypted instruction.

However, Ishikawa discloses utilizing an IAC to access stored data (col 1, lines 15-18 and 25-29; col 5, lines 8-14; and col 7, lines 33-47). Ishikawa discloses utilizing a microprocessor to drive the instruction access controller to access the stored data (col 1, lines 25-29 and col 5, lines 23-29 and 50-55). Recall that the encrypted instruction

disclosed by AAPA is nothing more than data stored in an external memory (Fig 1 and paragraphs 4-5).

At the time applicant's invention was made, it would have been obvious to one of ordinary skill in the art to modify the chip 12 disclosed by AAPA such that rather than use a DMA controller 20 and memory controller 22 to access encrypted instructions stored in external memory 14, an IAC (i.e. memory controller) that is driven by a processor as disclosed by Ishikawa was utilized instead. It would have been obvious to one skilled in the art to do so because modifying AAPA's chip in the manner discussed is nothing more than the simple substitution of one known element for another to obtain predictable results. In this case the predictable result is accessing stored encrypted instruction by use of a memory controller/IAC that is driven by a processor instead of one driven by a DMA controller.

Claim 2:

The limitation further recited in claim 2 is obvious to the combination invention of AAPA and Ishikawa. Ishikawa discloses providing a register module (col 1, lines 41-44 and col 7, lines 33-36 and 44-47: *i.e. the controller's cache*); and driving the register module to store the data accessed by the instruction access controller according to an address provided by the instruction access controller (col 7, lines 20-24, 33-36, and 44-47). The instruction being encrypted instruction is obvious to the combination invention because AAPA discloses the data being encrypted instruction (paragraphs 4-5).

Claim 5:

AAPA and Ishikawa teachings make obvious to limitations further recited in claim 5. Note that the DMA controller and memory controller disclosed by AAPA is located in a chip along with the microprocessor (Fig 1). The proposed modification of AAPA's chip in light of Ishikawa's teachings as discussed in claim 1 involves merely replacing the DMA controller and memory controller taught by AAPA with an IAC as taught by Ishikawa. Since the DMA controller and memory controller performs a similar function as the IAC taught by Ishikawa, then it would have been obvious to one skilled in the art when replacing the DMA controller and memory controller of AAPA to still keep the component which controls memory access within the chip along with the microprocessor. As such, based on AAPA and Ishikawa's teachings it would have been obvious to one skilled in the art to locate the instruction access controller and the microprocessor in a chip.

Further, AAPA discloses wherein the encrypted instruction is stored in a storage apparatus connected to the chip (Fig 1, external memory 14 and paragraphs 4-5).

Claim 6:

AAPA and Ishikawa teachings make obvious to limitations further recited in claim 6. AAPA discloses wherein the encrypted instruction is stored in a storage apparatus (Fig 1, external memory 14 and paragraphs 4-5). As per the limitation of locating the storage apparatus, the instruction access controller, and the microprocessor in a chip, note that it is obvious to locate the instruction access controller and microprocessor in a chip for the same reasons discussed in claim 5. As per locating the storage apparatus which contains the encrypted instructions in the chip also, note that in Ishikawa's

Art Unit: 2135

invention, when data is read from an external storage, the data is also cached in an internal cache in the chip (col 5, lines 7-14; col 6, lines 26-35; and col 7, lines 33-47).

As such, in light of Ishikawa's teachings, it would have been obvious to one skilled in the art to also locate the storage apparatus containing the encrypted instruction in the chip along with the instruction access controller and the microprocessor. One skilled would have done so because caching encrypted instruction in cache memory on a chip would allow for quicker read of the encrypted instruction by the processor.

Claim 7:

AAPA discloses:

1. A storage apparatus for storing an encrypted instruction (Fig 1, external memory 14 and paragraphs 4-5).
2. An instruction access controller (IAC) electronically connected to the storage apparatus for accessing the encrypted instructions from the storage apparatus (Fig 1, memory controller 22 and paragraphs 4-5).
3. A decryption module electronically connected to the storage apparatus for decrypting the encrypted instruction to generate a decrypted instruction (Fig 1, decryption module 24 and paragraphs 4-5).
4. A microprocessor electronically connected to the instruction access controller and the decryption module, the microprocessor receiving the decrypted instruction from the decryption module to operate (Fig 1, microprocessor 28 and paragraphs 4-5).

AAPA does not disclose the microprocessor is for driving the instruction access controller to control the storage apparatus to transmit the encrypted instructions to the decryption module. Note that in AAPA's prior art invention, the DMA controller 20 instead does this driving. However, Ishikawa discloses utilizing an IAC to access stored data (col 1, lines 15-18 and 25-29; col 5, lines 8-14; and col 7, lines 33-47). Ishikawa discloses utilizing a microprocessor to drive the instruction access controller to control a storage apparatus to transmit data for access (col 1, lines 25-29 and col 5, lines 23-29 and 50-55). Recall that the encrypted instruction disclosed by AAPA is nothing more than data stored in an external memory (Fig 1 and paragraphs 4-5).

In light of Ishikawa's teachings it would have been obvious to one skilled in the art to modify the prior art invention disclosed by AAPA such that rather than have the DMA controller drive the IAC to control the storage apparatus to transmit the encrypted instruction to the decryption module, the processor is instead utilized for said purpose. It would have been obvious to one skilled in the art to do so because modifying AAPA's chip in the manner discussed is nothing more than the simple substitution of one known element for another to obtain predictable results. In this case the predictable result is accessing stored encrypted instruction by use of a memory controller/IAC that is driven by a processor instead of one driven by a DMA controller.

Claim 12:

Ishikawa further discloses wherein the instruction access controller, the decryption module, and the microprocessor are located in a chip, and the storage apparatus is connected to the chip (Fig 1).

Claims 14 and 17:

AAPA further discloses wherein the chip is a controlling chip of a disc player, and the decrypted instruction is a firmware of the disc player (paragraphs 4-5).

Claim 15:

Much of the limitations further recited in claim 15 are similar to what is recited in claim 6 and those limitations are rejected for similar reasons as discussed in claim 6. The difference is that claim 15 additionally recite that the decryption module is also located in the chip. However, note that AAPA also discloses that the decryption module is located in the chip (Fig 1).

Claim 16:

AAPA further discloses wherein the storage apparatus is a volatile memory (paragraph 6, *i.e.* SRAM).

Claims 3 and 10 are rejected under 35 U.S.C. 103(a) as being unpatentable over applicant's admitted prior art (herein referred to as AAPA) in view of Ishikawa (EP 0440243A2) in further view of Kawaguchi (US 7,228,436).

Claim 3:

AAPA and Ishikawa do not explicitly disclose providing a key storage unit for storing a key; wherein the step of decrypting the encrypted instruction further comprises reading the key to decrypt the encrypted instruction.

However, AAPA's chip decrypts the encrypted instruction (paragraphs 4-5). Further, Kawaguchi discloses an integrated circuit wherein encrypted instructions are read in and decrypted (col 7, lines 32-48). Kawaguchi discloses providing a key storage unit for storing a key (Fig 1, register 107); wherein the step of decrypting the encrypted instruction further comprises reading the key to decrypt the encrypted instruction (col 8, lines 3-6).

At the time applicant's invention was made, it would have been obvious to further modify AAPA and Ishikawa's combination invention such that the chip is provided with a key storage unit for storing a key; wherein the step of decrypting the encrypted instruction further comprises reading the key to decrypt the encrypted instruction. It would have been obvious to one skilled in the art to modify AAPA and Ishikawa's combination invention in the manner discussed because while AAPA discusses decrypting the encrypted instruction, AAPA is silent with respect to exactly how the decryption is done. Incorporating Kawaguchi's teachings so that the decryption is done using a stored decryption key in the manner discussed is nothing more than applying a known technique to a known device ready for improvement to yield predictable results.

Claim 10:

Claim 10 further recites limitations substantially similar to what is recited in claim 3 and is rejected for similar reasons. Claim 10 refers to an apparatus used to implement the method of claim 3.

Claims 4 and 11 are rejected under 35 U.S.C. 103(a) as being unpatentable over applicant's admitted prior art (herein referred to as AAPA) in view of Ishikawa (EP 0440243A2) in further view of Lee (US 2004/0177262) and Kawaguchi (US 7,228,436).

Claim 4:

AAPA and Ishikawa do not explicitly disclose providing a key storage unit for storing a key; wherein the step of accessing the encrypted instruction further comprises reading the key to decrypt the access address of the encrypted instruction.

However, Lee discloses of a data protection method wherein the address of data is stored in encrypted form and to access the data, the address of the data has to be decrypted (paragraphs 30 and 42). Further, Kawaguchi discloses encryption/decryption via use of a stored key, whereby a key storage unit is provided for storing a key and the encrypted data is accessed by reading the key to decrypt the encrypted data (col 7, lines 32-48 and Fig 1, register 107).

At the time applicant's invention was made, it would have been obvious in light of Lee and Kawaguchi's teachings to modify AAPA and Ishikawa's combination invention such that the stored instruction disclosed by AAPA was further protected by encrypting the address of where the encrypted instructions were located and to access the encrypted instructions, a key stored in a key storage unit has to be read to decrypt the access address of the encrypted instruction. It would have been obvious to one skilled in the art to modify AAPA and Ishikawa's combination invention in the manner discussed because incorporating Lee and Kawaguchi's teachings as discussed is use of known techniques to improve similar devices in the same way.

Claim 11:

Claim 11 further recites limitations substantially similar to what is recited in claim 4 and is rejected for similar reasons. Claim 11 refers to an apparatus used to implement the method of claim 4.

Claims 8-9 are rejected under 35 U.S.C. 103(a) as being unpatentable over applicant's admitted prior art (herein referred to as AAPA) in view of Ishikawa (EP 0440243A2) in further view of Hu (US 6,170,043).

Claim 8:

AAPA and Ishikawa discloses a register module (i.e. cache) electronically connected to the instruction access controller (Ishikawa: col 1, lines 41-44 and col 7, lines 33-36 and 44-47), the storage apparatus and the decryption module for storing the encrypted instruction (AAPA: paragraphs 4-5) and transmitting the encrypted instruction to the decryption module (AAPA: paragraphs 4-5).

AAPA and Ishikawa do not explicitly disclose the storing is according to an address provided by the instruction access controller. However, note that the encrypted instructions disclosed by AAPA are encrypted firmware (paragraphs 2-4). Hu further discloses updating firmware (col 4, lines 20-29). When firmware is updated, the new firmware instructions are stored in a storage apparatus according to an address provided by an instruction access controller that is driven by a processor (col 3, lines 29-36; col 5, lines 14-18; and col 6, lines 17-28).

At the time applicant's invention was made, it would have been obvious to modify AAPA and Ishikawa's combination invention according to the limitations recited in claim 8 in light of Hu's teachings by allowing firmware to be updated and stored according to an address provided by the instruction access controller. It would have been obvious to one skilled in the art to do so because incorporating Hu's teachings in the manner discussed is applying a known technique to a known device ready for improvement to yield predictable results.

Claim 9:

Ishikawa further discloses wherein the register module functions as a cache memory (col 1, lines 41-44 and col 7, lines 33-36 and 44-47).

Claim 13 is rejected under 35 U.S.C. 103(a) as being unpatentable over applicant's admitted prior art (herein referred to as AAPA) in view of Ishikawa (EP 0440243A2) in further view of Takahashi et al (US 5,825,878).

Claim 13:

AAPA and Ishikawa does not explicitly disclose where the storage apparatus is a non-volatile memory. Note that AAPA discloses the storage apparatus is SRAM (paragraph 6). However, Takahashi discloses that non-volatile memory could be used in place of SRAM for storage of data (col 2, lines 54-56). At the time applicant's invention was made, it would have been obvious to one skilled in the art to utilize a non-volatile memory as the storage apparatus in AAPA and Ishikawa's combination

Art Unit: 2135

invention. It would have been obvious to do so because use of non-volatile memory in place of SRAM is simple substitution of one known element for another to obtain predictable results.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to PONNOREAY PICH whose telephone number is (571)272-7962. The examiner can normally be reached on 9:00am-4:30pm Mon-Thurs.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kim Vu can be reached on 571-272-3859. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Ponnoreay Pich/
Examiner, Art Unit 2135